library ieee;
use ieee.std_logic_1164.all;

entity nor3 is
	port (
		a : in bit;
		b : in bit;
		c : in bit;
		z : out bit
	);
end entity nor3;

architecture DATAFLOW of nor3 is
	
begin

	z <= NOT (a or b or c);

end architecture DATAFLOW;
